Retropex/dolphin
1
0
Fork 0
mirror of https://github.com/Retropex/dolphin.git synced 2025-05-28 13:02:37 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity
19,208 Commits 11 Branches 32 Tags 698 MiB
4655cd01fa
Commit Graph

6338 Commits

Author SHA1 Message Date
Lioncash
c6ea9eb7c3 JitCache: Remove unused define 2015-09-16 19:15:47 -04:00
flacs
49ea15b950 Merge pull request #2873 from lioncash/netleaks 
NetPlay: Fix a memory leak
 2015-09-16 21:56:17 +02:00
flacs
9e5f2ded86 Merge pull request #3040 from lioncash/arraysize 
AX: Use ArraySize over sizeof division
 2015-09-16 21:25:29 +02:00
flacs
29a0a2b626 Merge pull request #3043 from lioncash/jitalign 
JitCache: Get rid of pointer casts
 2015-09-16 21:22:01 +02:00
Lioncash
227c3aa259 State: Increase savestate version 
This should have been done when GC_ALIGN macros were replaced.
 2015-09-16 09:04:44 -04:00
Lioncash
8aac59418b JitCache: Get rid of pointer casts 
Silences more ubsan runtime asserts
 2015-09-16 06:25:48 -04:00
degasus
3ae466a33c JitArm64: Fix lmw + stmw 2015-09-16 08:11:18 +02:00
Lioncash
77d3bed058 AX: Use ArraySize over sizeof division 
Also gets rid of magic numbers in volume ramp generation.
 2015-09-14 23:55:09 -04:00
JosJuice
cbd539eb3d Use official names for GameCube controller sticks 
Main Stick is changed to Control Stick and C-Stick is changed to C Stick.

A new ui_name variable is added to ControlGroup so that the UI strings
in DolphinWX can be updated without breaking backwards compatibility
with config INIs and other things that use names as IDs.
 2015-09-12 22:45:06 +02:00
Scott Mansell
c0a89c3bf4 Merge pull request #3009 from phire/depth_tested_pokes 
Add some logging for depth tested efb color pokes.
 2015-09-12 22:20:59 +12:00
Scott Mansell
44456bec0f Add some logging for depth tested efb color pokes. 2015-09-12 22:19:59 +12:00
Scott Mansell
66dd79c569 Merge pull request #3010 from Felk/master 
fixed disabling auto reporting for emulated wiimotes not working properly
 2015-09-12 21:40:25 +12:00
Ryan Houdek
f121d7a8cd Merge pull request #3026 from lioncash/constexpr 
MathUtil: Make Clamp and IsPow2 constexpr functions.
 2015-09-12 02:28:38 -04:00
Ryan Houdek
2e6db7dc27 Merge pull request #2991 from lioncash/pcast 
EXI_DeviceIPL: Get rid of a pointer cast
 2015-09-12 02:15:59 -04:00
Lioncash
3f4852a03d MathUtil: Convert IsPow2 into a constexpr function 2015-09-12 01:26:05 -04:00
Lioncash
b9e360df7b MathUtil: Convert Clamp into a constexpr function 2015-09-12 01:18:28 -04:00
flacs
c5685ba53a Merge pull request #2972 from lioncash/align 
General: Replace GC_ALIGN macros with alignas
 2015-09-11 17:00:13 +00:00
Lioncash
19459e827f Partially revert "General: Toss out PRI macro usage" 2015-09-11 09:49:00 -04:00
Felk
786cf7c9ff fixed disabling auto reporting for emulated wiimotes not working properly 2015-09-09 04:55:14 +02:00
James Cowgill
50d5a9a9bc HW: Fix spelling mistake 2015-09-08 21:11:28 +01:00
flacs
48031eaff7 Merge pull request #2974 from Tilka/fprf 
Jit64: fix errors in FPRF calculation
 2015-09-08 18:59:22 +00:00
Ryan Houdek
5d7f834cde Add run count to the JIT profile information 2015-09-08 11:09:52 -05:00
Scott Mansell
332e81d2d7 Merge pull request #2984 from JosJuice/dvdinterface-round-down 
DVDInterface: Use ROUND_DOWN
 2015-09-08 12:43:11 +12:00
Ryan Houdek
a9a339a00c Merge pull request #2962 from Sonicadvance1/aarch64_integer_gatherpipe 
[AArch64] Implement integer gatherpipe writes.
 2015-09-07 06:20:01 -05:00
Lioncash
ec3d55b093 EXI_DeviceIPL: Get rid of a pointer cast 
Also moves the RTC updating code to its own function.
 2015-09-06 14:42:43 -04:00
Scott Mansell
ac467d9fb9 FifoPlayer: Don't check efb copy hashes when plaing back a broken dff 2015-09-07 05:20:25 +12:00
Lioncash
8ce04f9a65 General: Replace GC_ALIGN macros with alignas 
Standard supported alignment -> out with compiler-specific.
 2015-09-06 12:53:51 -04:00
JosJuice
5c454379ae DVDInterface: Use ROUND_DOWN 2015-09-06 12:15:01 +02:00
Scott Mansell
be4caa3dc0 Merge pull request #2961 from lioncash/printf 
General: Toss out PRI macro usage
 2015-09-06 21:02:22 +12:00
Scott Mansell
d52d8bf935 Merge pull request #2982 from lioncash/unique 
Common: Remove StdMakeUnique.h
 2015-09-06 21:01:48 +12:00
Lioncash
8b027f6ed7 CMakeLists: Bump C++ compilation from gnu++0x to c++1y 2015-09-06 04:10:40 -04:00
Lioncash
4fc71e9708 Common: Remove StdMakeUnique.h 2015-09-06 04:09:53 -04:00
Scott Mansell
a26cac87fc Merge pull request #2959 from rohit-n/build-pch 
Fix building with PCH disabled.
 2015-09-06 19:59:49 +12:00
Scott Mansell
61da83182e Merge pull request #2978 from lioncash/override 
Add missing override specifiers
 2015-09-06 19:21:59 +12:00
Scott Mansell
728d082bc7 Merge pull request #2983 from lioncash/delete 
WII_Socket: Make the copy-assignment operator deleted
 2015-09-06 19:20:47 +12:00
Lioncash
007939c4e9 WII_Socket: Make the copy-assignment operator deleted 2015-09-06 03:12:01 -04:00
Lioncash
f64de2006b HLE_Misc: Remove unnecessary headers 2015-09-06 02:27:04 -04:00
Lioncash
22635c1800 Add missing override specifiers 2015-09-05 22:40:19 -04:00
comex
96e42dff52 Merge pull request #2977 from lioncash/unused 
General: Remove unimplemented function prototypes
 2015-09-05 22:20:47 -04:00
Lioncash
633be0387d General: Remove unimplemented function prototypes 2015-09-05 22:01:07 -04:00
Lioncash
8fdb013d54 General: Toss out PRI macro usage 
Now that VS supports more printf specifiers, these aren't necessary
 2015-09-05 16:02:35 -04:00
Tillmann Karras
8f777cd839 Jit64: fix errors in FPRF calculation 2015-09-05 20:17:53 +02:00
booto
d4344abd89 Revert "Merge pull request #2943 from booto/vi-enb" 
This reverts commit 8dd80b8e97, reversing
changes made to c5979b47be.
 2015-09-06 01:21:23 +08:00
Ryan Houdek
de80b9e988 Merge pull request #2971 from degasus/arm 
JitArm64: fix smaller issues
 2015-09-05 08:43:44 -05:00
degasus
24fec3ebca JitArm64: Fix float load & store 2015-09-05 13:48:29 +02:00
degasus
36902c58eb JitArm64: Fix lwbrx and lhbrx 2015-09-05 13:48:29 +02:00
degasus
696f95d5f9 JitArm64: Fix subfic 2015-09-05 13:48:29 +02:00
degasus
baa28e13f4 JitArm64: Remove FLUSH_INTERPRETER 
It seems to be broken for some instructions, and there is no need for it any more.
 2015-09-05 13:48:29 +02:00
Tillmann Karras
405554e327 Jit64: remove unnecessary indirection 2015-09-05 12:40:14 +02:00
Tillmann Karras
72eed1aa82 JitCache: drop unused method 2015-09-05 12:40:14 +02:00
Ryan Houdek
de051dac71 [AArch64] Implement integer gatherpipe writes. 2015-09-04 19:52:25 -05:00
Ryan Houdek
791c7d5a84 [AArch64] Clean up bogus vector FCVT{N,L} instruction usage. 
Replace the instruction with the scalar variant FCVT instruction.
FCVT{N,L} 8 cycles latency on the Cortex A57
FCVT has five cycle latency and slightly higher throughput

On the A72 all three of these instructions will have three cycle latency,
While FCVT{N,L} will have half the throughput.
 2015-09-04 19:41:54 -05:00
Ryan Houdek
2c68f6bfc5 [AArch64] Implement Fiora's preemptive paired loadstore optimization. 
This provides a decent speed up in pretty much everything that touches pair loadstores because in most cases they are just regular non-quantizing
float loadstores that happen.
 2015-09-04 19:20:33 -05:00
Rohit Nirmal
8aed7589ae Fix building with PCH disabled. 2015-09-04 10:34:45 -05:00
Markus Wick
7ada372ed9 Merge pull request #2944 from degasus/arm 
JitArm64: Cleanup floating point regcache
 2015-09-04 13:14:29 +02:00
booto
97f55c0cc9 VI: Less log spam in Release build 2015-09-04 17:08:19 +08:00
Lioncash
a11ae2cf30 CommonFuncs: Remove SLEEP macro 
There's already a function in Thread for this.
 2015-09-04 02:43:38 -04:00
shuffle2
a09b9bef8d Merge pull request #2952 from lioncash/constexpr 
CommonFuncs: Replace ArraySize define with constexpr equivalent
 2015-09-03 22:56:25 -07:00
Lioncash
3f1b488a12 CommonFuncs: Replace ArraySize define with constexpr equivalent 2015-09-03 23:47:14 -04:00
Pierre Bourdon
8dd80b8e97 Merge pull request #2943 from booto/vi-enb 
VI: Respect DisplayControlRegister ENB bit
 2015-09-04 03:50:39 +02:00
Lioncash
4fd060ba11 Core: Use constexpr for default pad and attachment radius 2015-09-03 19:44:42 -04:00
Shawn Hoffman
aa7208e270 [windows] Update projects to vs2015. 2015-09-03 04:23:01 -07:00
Scott Mansell
a1538a30ef Merge pull request #2941 from lioncash/gp 
GPFifo: Remove pointer casts
 2015-09-03 13:47:26 +12:00
Lioncash
2d224bd3b1 ActionReplay: Remove an alloca call 2015-09-02 17:41:19 -04:00
degasus
5797111ef0 JitArm64: Optimize fpr.R() 2015-09-02 22:46:14 +02:00
degasus
dfd44730c8 JitArm64: simplify fpr call 2015-09-02 22:46:14 +02:00
booto
28d788ba2c VI: Respect DisplayControlRegister ENB bit 
When ENB is set to 0 (default), VI should not
generate clocks, and so shouldn't generate
output.
 2015-09-03 04:13:32 +08:00
Lioncash
f32b79e612 GPFifo: Get rid of pointer casts 2015-09-02 15:24:33 -04:00
Lioncash
db98efdc98 GPFifo: Adjust parameter names 2015-09-02 15:20:02 -04:00
Scott Mansell
ecbb83fa0f Merge pull request #2686 from booto/field-timing 
VI: derive field timing from VI registers
 2015-09-03 01:09:43 +12:00
flacs
3b134497dd Merge pull request #2774 from AdmiralCurtiss/wiimote-extension-reconnect-on-button-press 
Wiimote: Extend emulated Wiimote reconnect-on-button-press to attachments.
 2015-09-01 18:31:39 +02:00
booto
f6e4a8e680 FifoPlayer: Use VI derived timing, not hardcoded 60Hz 2015-09-01 20:24:42 +08:00
booto
8d6c39a89d VI: Adjust forced-progressive hack per magumagu's suggestion 2015-09-01 20:24:41 +08:00
booto
acc9a74174 VI: Restore forced-progressive hack with option 
Bugfix: TargetRefreshRate uses rounded result
NTSC's 59.94 was becoming 59 with integer division.
 2015-09-01 20:24:40 +08:00
booto
480dbb22f2 VI: derive field timing from VI registers 2015-09-01 20:24:40 +08:00
Ryan Houdek
ae0a06a018 [AArch64] Implement dcbz instruction 2015-08-31 15:39:47 -05:00
Ryan Houdek
0f54aa48b4 Merge pull request #2928 from Sonicadvance1/aarch64_improved_singles 
[AArch64] Improve floating point single instructions.
 2015-08-31 12:00:08 -05:00
Ryan Houdek
bcde1aa8ff [AArch64] Improve floating point single instructions. 
Instead of having an "INS" instruction after every single instruction to duplicate the bottom 64bits in to the top 64bits of the register,
create a new FPR register cache type to track when a register's lower 64bits is supposed to be duplicated in to the high 64bits.
Not necessarily actually having the lower bits duplicated in the host side register. This removes inefficient INS instructions from sequential single
float instructions.
In particular a very heavy single heavy block in Animal Crossing went from 712 instructions down to 520 instructions(~37% less instructions!)
 2015-08-31 11:09:17 -05:00
Ryan Houdek
d003934b8a Merge pull request #2929 from Sonicadvance1/aarch64_optimize_gpr_flush 
Aarch64 optimize gpr flush
 2015-08-31 10:55:45 -05:00
Ryan Houdek
8bf332cf08 [AArch64] Optimize GPR cache flushing. 
If we are flushing multiple sequential guest GPRs then we can store two in a single STP instruction.
Ikaruga does this quite a bit in their blocks where they do an lmw at the very end and then we have to flush them all.
Typically cuts 16 STR instructions down to 8 STP instructions there.
 2015-08-30 23:07:12 -05:00
Scott Mansell
368867dba0 Merge pull request #2922 from aserna3/SDBlock 
Implemented ability to block writes to the SD card
 2015-08-31 04:51:50 +12:00
Ryan Houdek
b907576510 [AArch64] Support profiling by cycle counters if they are available to EL0 2015-08-30 10:25:16 -05:00
Ryan Houdek
5110574c1f Merge pull request #2921 from Sonicadvance1/aarch64_optimize_lmw 
[AArch64] Optimize lmw.
 2015-08-30 10:23:57 -05:00
Lioncash
df19f11cb9 Jit_Util: Add missing override specifiers 2015-08-29 00:30:18 -04:00
Anthony Serna
db7fe9507e Implemented ability to block writes to the SD card 
Renamed variable to be more accurate
 2015-08-28 17:32:29 -07:00
Ryan Houdek
8d61706440 [AArch64] Optimize lmw. 
This instruction is fairly heavily used by Ikaruga to load a bunch of registers from the stack.
In particular at the start of the second stage is a block that takes up ~20% CPU time that includes a usage of lmw to load half of the guest
registers.

Basic thing optimized here is changing from a single 32bit LDR to potentially a single 128bit LDR.
a single 32bit LDR is fairly slow, so we can optimize a few ways.
If we have four or more registers to load, do a 64bit LDP in to two host registers, byteswap, and then move the high 32bits of the host registers in
to the correct mapped guest register locations.
If we have two registers to load then do a 32bit LDP which will load two guest registers in a single instruction.
and then if we have only one register left to load, load it as before.

This saves quite a bit of cycles since the Cortex-A57 and A72's LDR instruction takes a few cycles.

Each 32bit LDR takes 4 cycles latency, plus 1 cycle for post-index(which typically happens in parallel.
Both the 32bit and 64bit LDP take the same amount of latency.

So we are improving latencies and reducing code bloat here.
 2015-08-28 14:40:30 -05:00
Ryan Houdek
2c3fa8da28 [AArch64] Fix a bug in the register caches. 
This is a bug that crops if BindToRegister() is called multiple times in a row without a R() function call between them.
How to reproduce the bug:
1) Have a completely filled cache with no host register remaining
2) Call BindToRegister() with different guest registers
3) Don't call R() between the BindToRegister() calls.

This issue typically wouldn't be seen for a couple of reasons. Typically we have /plenty/ of registers in the cache, and in most cases we only call
BindToRegister() once per instruction. In the off chance that it is called multiple times, it wouldn't update the last used counts and would flush the
same register as the previous call to it.
 2015-08-28 14:36:14 -05:00
Lioncash
d86d5fae9f Merge pull request #2909 from aserna3/DollsAndElves 
Implemented .elf and .dol support in gamelist
 2015-08-28 14:28:09 -04:00
Anthony Serna
faedf1bc5c Implemented .elf and .dol support in gamelist 
Fixed a TON of structuring, formatting.

removed README.txt files from themes at MaJoR's request

Added platform icon for ELFs/DOLs
 2015-08-28 11:10:03 -07:00
degasus
e516d4ef59 JitArm64: Implement rlwnmx 2015-08-26 21:59:10 +02:00
flacs
99e88a7af7 Merge pull request #2887 from Tilka/swap 
Jit64: some byte-swapping changes
 2015-08-26 16:43:45 +02:00
flacs
eb6ac641be Merge pull request #2906 from Tilka/fpscr 
Jit64: fix bugs in the FPSCR instructions
 2015-08-26 16:43:28 +02:00
Tillmann Karras
6ec4bdf862 CoreTiming: remove unused functions 2015-08-26 15:40:15 +02:00
Tillmann Karras
0f4861cac2 CoreTiming: make loops easier to read 2015-08-26 14:53:58 +02:00
Ryan Houdek
ca51f1a4f6 [AArch64] Optimize paired registers being used in double operations. 
In particular this optimizes the case where a 32bit float is loaded via lfs, and then used in double operations.
This happens very often in Gekko based code because the best way to load a 32bit value as a double is lfs since it automatically turns in to a double value.

There are a few other implications of this in practice as well. Like if both of the paired registers are loaded via psq_l and then used in double
operations it would be improved.
Also if we implement a double register we've got to be careful to make sure we understand if it is in "lower" register or the full 128bit register.
 2015-08-26 05:50:04 -05:00
Markus Wick
5716d18d10 Merge pull request #2910 from Sonicadvance1/aarch64_regcache_fix 
[AArch64] Fix a bug in the register cache.
 2015-08-26 08:31:24 +02:00
Ryan Houdek
4f5f29a0fb [AArch64] Fix a bug in the register cache. 
If the register was only a lower pair and it needed the full register, then we need to load the high 64bits.
Which we weren't doing before.
 2015-08-26 01:21:43 -05:00
Markus Wick
43d17cb360 Merge pull request #2904 from Sonicadvance1/aarch64_more_inst 
[AArch64] Implement fdivx/fdivsx/mfcr/mtcrf.
 2015-08-26 07:48:24 +02:00
Tillmann Karras
ee4a12ffe2 Jit64: some byte-swapping changes 2015-08-26 05:41:18 +02:00
Ryan Houdek
6729a36d8d [AArch64] Set BindToRegister's to_load correctly for double FP ops. 2015-08-25 21:29:27 -05:00
Lioncash
db4f692482 GCMemcard: Clean up memcard logging messages. 2015-08-25 21:55:52 -04:00
Tillmann Karras
ee50a2ef28 Jit64: fix bugs in the FPSCR instructions 2015-08-25 23:48:14 +02:00
Markus Wick
bd08c1b01a Merge pull request #2901 from Sonicadvance1/aarch64_stfiwx 
[AArch64] Implement stfiwx
 2015-08-25 22:47:39 +02:00
Markus Wick
24cb650078 Merge pull request #2663 from degasus/dcbx 
Jit64: dcbf + dcbi
 2015-08-25 12:16:56 +02:00
Ryan Houdek
0666c0750b [AArch64] Implement fdivx/fdivsx/mfcr/mtcrf. 
Gets the povray bench to better times than the Wii.
 2015-08-24 15:32:19 -05:00
Ryan Houdek
d96be9250c Merge pull request #2899 from Sonicadvance1/aarch64_fctiwzx 
[AArch64] Implement fctiwzx
 2015-08-24 13:22:27 -05:00
degasus
0d92c8fb89 Jit64: Optimize dcbx 2015-08-24 18:33:23 +02:00
Tillmann Karras
ac84d6d0fa Jit64: some cache flush changes 
- dynamically allocate third scratch register instead of forcing ECX
- use LEA as 3 operand add if possible
- use BT,JC instead of SHR,TEST,JNZ
- merge MOV,TEST
- use appropriate ABI function (no asm change)
 2015-08-24 18:33:23 +02:00
degasus
6f34b27323 Jit64: implement dcbf + dcbi 2015-08-24 18:33:19 +02:00
Markus Wick
0ad6fa8f62 Merge pull request #2903 from lioncash/cast 
Memmap: Remove pointer casts
 2015-08-24 15:42:56 +02:00
Lioncash
abd3b124be Memmap: Remove pointer casts 2015-08-24 09:07:09 -04:00
Tillmann Karras
33eefc2d86 Jit64: quickfix for mtfsfx 2015-08-24 12:12:31 +02:00
Ryan Houdek
d3176fe22a [AArch64] Implement stfiwx 
Improves povray performance by ~4%
 2015-08-24 01:10:55 -05:00
Ryan Houdek
80fa9af9b1 Merge pull request #2898 from degasus/linking 
JitArm64: Faster linking of continuous blocks
 2015-08-23 18:09:02 -05:00
degasus
7320d519b4 JitArm64: Implement srwx 2015-08-23 23:29:48 +02:00
degasus
4722a69fd0 JitArm64: Implement divwux 2015-08-23 23:29:18 +02:00
degasus
9e4366963c JitArm64: Implement subfic 2015-08-23 23:29:07 +02:00
degasus
95be17772f JitArm64: Implement addex 2015-08-23 23:29:02 +02:00
degasus
025e7c835a JitArm64: Implement subfcx 2015-08-23 23:28:28 +02:00
degasus
550a90e691 JitArm64: Implement subfex 2015-08-23 23:28:24 +02:00
Ryan Houdek
561744819e [AArch64] Implement fctiwzx 
Improves the povray benchmark time by 5.6%
 2015-08-23 15:35:18 -05:00
degasus
77a6798094 JitArm64: Faster linking of continuous blocks 2015-08-23 14:44:23 +02:00
Markus Wick
73067b1ef1 Merge pull request #2888 from degasus/jit64 
Jit64: Faster linking of continuous blocks
 2015-08-23 13:24:15 +02:00
Lioncash
2a1abf8dd6 Merge pull request #2896 from lioncash/using 
Core: Minor CPU core typedef cleanup
 2015-08-22 19:00:23 -04:00
Markus Wick
8b881a6c34 Merge pull request #2891 from Sonicadvance1/aarch64_implement_crxxx 
[AArch64] Implement the cr instructions
 2015-08-23 00:44:47 +02:00
Lioncash
fdafa5d063 Core: Move includes out of instruction table headers 
These aren't necessary (and cause unnecessary indirect inclusions).
 2015-08-22 14:15:02 -04:00
Lioncash
a248a4d2ce Jit64/JitIL: Relocate instruction typedefs 2015-08-22 14:15:00 -04:00
Lioncash
c56717e058 Core: Shorten the _interpreterInstruction typedef 
The class itself already acts as a namespace trailer, so '_interpreter'
isn't necessary. This also gets rid of a duplicate typedef in the
Interpreter_Tables.
 2015-08-22 14:14:49 -04:00
Markus Wick
a39c0910c4 Merge pull request #2893 from Sonicadvance1/aarch64_memory_base_register 
[AArch64] Use a register as a constant for the memory base.
 2015-08-22 15:41:57 +02:00
Ryan Houdek
dba579c52f [AArch64] Use a register as a constant for the memory base. 
Removes a /lot/ of redundant movk operations in fastmem loadstores.
Improves performance of the povray bench by ~5%
 2015-08-22 08:36:34 -05:00
Markus Wick
c2f38f1d16 Merge pull request #2892 from Sonicadvance1/aarch64_frsp 
[AArch64] Implement frspx
 2015-08-22 09:44:14 +02:00
Ryan Houdek
ce32b76be3 [AArch64] Implement frspx 
Improves performance in povray bench by 2%
 2015-08-22 00:35:30 -05:00
Ryan Houdek
d74eb0ea58 [AArch64] Fix the bugs in the cr instructions 
Makes it a bit more efficient in the process.
 2015-08-21 23:24:29 -05:00
degasus
e9ade0abe1 JitArm64: implement crXXX 2015-08-21 20:49:08 -05:00
flacs
95d958c03d Merge pull request #2889 from lioncash/interp 
Interpreter: Use std::isnan instead of IsNAN
 2015-08-21 21:43:08 +02:00
flacs
bb7f3d1822 Merge pull request #2867 from Tilka/mtspr_hid0 
Jit64: implement HID0 case of mtspr
 2015-08-21 21:04:35 +02:00
flacs
01aea965ba Merge pull request #2864 from Tilka/fpscr 
Jit64: implement FPSCR related instructions
 2015-08-21 21:04:20 +02:00
Lioncash
18d658df1f Interpreter_FloatingPoint: Use std::isnan instead of IsNAN 
Same thing, except one is part of the stdlib.
 2015-08-21 15:04:03 -04:00
degasus
78aa01e06e Jit64: Faster linking of continuous blocks 
We compile the blocks as they are executed, so it's common
to link them continuously. We end with calling JMP after every
block, but often just with a distance of 0.
So just emitting NOPs instead also "calls" the next block, but
easier for the CPU.
 2015-08-21 17:41:53 +02:00
Ryan Houdek
5f628749ff Merge pull request #2886 from Sonicadvance1/aarch64_faster_lfd 
[AArch64] Optimize lfd instructions if possible.
 2015-08-21 05:38:53 -05:00
Ryan Houdek
df53b37253 [AArch64] Optimize lfd instructions if possible. 
If we are going to be using lfd, then chances are it is going to be used in double heavy areas of code.
If we only need to load the lower register, then we should also not worry about having to insert in to the low 64bits of the guest register.
So add a new flag to the backpatching to handle lfd to directly to the destination register.
This gives ~3% performance improvement to Povray.
 2015-08-21 04:31:54 -05:00
Markus Wick
4f45d71840 Merge pull request #2760 from Sonicadvance1/aarch64_fcmp 
[AArch64] Implement fcmp{u,o}
 2015-08-21 11:03:20 +02:00
Markus Wick
6cb87a9227 Merge pull request #2837 from Sonicadvance1/aarch64_faster_nonpaired 
[AArch64] Optimize cases when an FPR is only used for non-paired ops.
 2015-08-21 09:51:45 +02:00
Ryan Houdek
7ce4c3138e [AArch64] Optimize cases when an FPR is only used for non-paired ops. 2015-08-20 23:36:29 -05:00
Lioncash
95c57fcec1 Jit: Remove unnecessary namespace prefixes 2015-08-20 05:20:19 -04:00
degasus
896a02b3a8 DSP HLE: Remove timing informations from ucodes 
On HLE, we don't emulate the timings on HLE, so there is also no need
to setup periods callbacks.
 2015-08-19 16:20:17 +02:00
degasus
7277eb0e6c AX-HLE: Call HLE on mailbox write 
It was done on Update() which was called exactly every 5ms.
But the game is allowed to use the DSP more often, eg to generate 48kHz audio.
 2015-08-19 16:19:06 +02:00
Lioncash
291f857b0e Merge pull request #2859 from lioncash/netplay 
NetPlay: Minor cleanup
 2015-08-19 04:51:28 -04:00
Tillmann Karras
0f2c656687 Jit64: implement FPSCR related instructions 2015-08-18 18:12:32 +02:00
Tillmann Karras
415ad94dbe Interpreter: fix undefined bits of mffs 
Lioncash tested this on hardware.
 2015-08-18 15:07:14 +02:00
Lioncash
68c0ec281b NetPlayClient: Correctly free packet data 2015-08-18 08:32:58 -04:00
Lioncash
11f3ded296 NetPlay: Return mapping arrays and player list vectors directly 
Simplifies pad map dialog initialization
 2015-08-17 21:56:25 -04:00
Ryan Houdek
4baaa3755e Merge pull request #2840 from zeroZshadow/master 
Ignore all writes to BBA_TXFIFOCNT
 2015-08-17 10:38:00 -05:00
Tillmann Karras
1c78c7b864 Jit64: implement HID0 case of mtspr 2015-08-17 13:31:57 +02:00
Pierre Bourdon
58b4b7edea Merge pull request #2863 from Tilka/fallback 
Jit64: load PC only once after fallbacks
 2015-08-17 10:29:54 +02:00
Tillmann Karras
fbdc20ac37 Jit64: load PC only once after fallbacks 2015-08-17 06:05:10 +02:00
Tillmann Karras
c4a6612b01 PowerPC: fix typo in FPSCR comment 2015-08-17 06:03:11 +02:00
Tillmann Karras
a9447a8606 PowerPC: drop instructions not supported by GC/Wii 2015-08-17 06:03:11 +02:00
Lioncash
b1af2a6bbc NetPlay: Use std::array for the pad mappings 2015-08-16 00:08:09 -04:00
Lioncash
e3ffb2dd16 NetPlayProto: Minor cleanup 2015-08-16 00:00:59 -04:00
Markus Wick
b8a35f6996 Merge pull request #2856 from mathieui/netplay-free 
[netplay] Fix a crash
 2015-08-15 23:13:18 +02:00
Markus Wick
b3045f9664 Merge pull request #2852 from aserna3/master 
Changed GC adapter "Direct Connect" to false by default
 2015-08-15 21:25:23 +02:00
Markus Wick
e60018abd4 Merge pull request #2854 from Tilka/valgrind 
Fix some small stuff found with Valgrind
 2015-08-15 20:52:12 +02:00
Ryan Houdek
909ab23df5 Merge pull request #2853 from degasus/arm 
JitArm64: Fix jit clearing
 2015-08-15 13:50:36 -05:00
Markus Wick
b5a5883792 Merge pull request #2851 from JosJuice/unknown-instruction 
Restore old assert message for unknown instruction
 2015-08-15 20:10:16 +02:00
Markus Wick
3469694b46 Merge pull request #2676 from Stevoisiak/SpellingCorrections 
Minor spelling corrections
 2015-08-15 18:36:56 +02:00
zeroZshadow
84764db3b2 Rewrite RecvStart error checking as suggested by shuffle2 2015-08-15 16:46:37 +02:00
mathieui
2420004af8 [Netplay] Always set a playerid 
And don’t blindly dereference a pointer.
 2015-08-15 15:12:20 +02:00
Tillmann Karras
b0cc02658b CachedInterpreter: avoid uninitialized value 
(The CachedInterpreter backend does not support block linking yet.)
 2015-08-15 13:01:26 +02:00
degasus
9bfff0d461 JitArm64: Fix jit clearing 
We have to reset m_lastCacheFlushEnd on clearing.
 2015-08-15 11:41:01 +02:00
Anthony Serna
b6da5490c1 Changed GC adapter "Direct Connect" to false by default 2015-08-15 02:09:47 -07:00
JosJuice
c49074742c Restore old assert message for unknown instruction 
The assert(0) that was introduced in PR #2811 is not user friendly
since it has no explanation at all about what happened. Regular users
probably won't think of looking at the log to get more information.
 2015-08-15 10:00:49 +02:00
Tillmann Karras
dd5cc34951 Jit64: clean up GetAllocationOrder() 2015-08-15 07:25:14 +02:00
flacs
d8d62336b5 Merge pull request #2849 from lioncash/cond 
JitInterface: Fix null checking in GetProfileResults
 2015-08-15 00:59:19 +02:00
Lioncash
8db43501d5 JitInterface: Fix null checking in GetProfileResults 
Technically a null pointer dereference can occur here.
 2015-08-14 18:51:54 -04:00
Tillmann Karras
e5a2334744 Jit64: make use of ANDN again 
This time, make sure not to use it with immediates.
 2015-08-14 21:25:52 +02:00
Ryan Houdek
3bc5505272 Merge pull request #2814 from Sonicadvance1/aarch64_faster_fastmem 
[AArch64] Banish slowmem operations to farcode.
 2015-08-14 12:03:46 -05:00
Ryan Houdek
f76a30c9fd Merge pull request #2845 from degasus/arm 
JitArm64: Implement dcbt
 2015-08-14 12:03:25 -05:00
degasus
715802d5aa JitArm64: Move all pointers into the map 
And cleanup all of the old code for sharing and generating this pointers.
 2015-08-14 11:24:11 -05:00
degasus
878f919f63 JitArm64: Fastmem: fixup map & lookup 2015-08-14 11:24:03 -05:00
flacs
9ef349181e Revert "Jit64: use BMI1's ANDN for andcx" 2015-08-14 18:10:07 +02:00
Pierre Bourdon
86c28bfac6 Bump save state version. 2015-08-14 16:17:28 +02:00
Pierre Bourdon
2d5d203be8 ZeldaHLE: Add UCode version for Pikmin 1 PAL. 2015-08-14 16:01:36 +02:00
Pierre Bourdon
18d0f15885 ZeldaHLE: Fix the AFC remaining samples logic on looping. 2015-08-14 16:01:36 +02:00
Pierre Bourdon
9105a76eb1 ZeldaHLE: Comment on the differences between FSA/ZTP UCodes. 2015-08-14 16:01:36 +02:00
Pierre Bourdon
fcbed7483d ZeldaHLE: Properly read remaining AFC samples when a whole frame is available. 2015-08-14 16:01:36 +02:00
Pierre Bourdon
a602466e4f ZeldaHLE: Implement patterns 2/3 automatic regeneration. 2015-08-14 16:01:35 +02:00
Pierre Bourdon
dd1cb88e9a ZeldaHLE: Add new UCode version for Pikmin 1/2 New Play Control 2015-08-14 16:01:35 +02:00
Pierre Bourdon
c6c0f69c6b ZeldaHLE: really fix the constant pattern variable step computation. 
This time tested by comparing pattern indexes across LLE and HLE with the same
inputs. Matches on the 3-4 test cases I made.
 2015-08-14 16:01:35 +02:00
Pierre Bourdon
fddb3f0d3c ZeldaHLE: fix the constant pattern variable step computation. 2015-08-14 16:01:35 +02:00
Pierre Bourdon
090723167f ZeldaHLE: Implement constant patterns with variable step (sample source 0A). 2015-08-14 16:01:35 +02:00
Pierre Bourdon
fbe727b0bb ZeldaHLE: Support GBA crypto through command 0C. Reuses the pre-existing GBA crypto code from the separate UCode. 2015-08-14 16:01:35 +02:00
Pierre Bourdon
0b1af50316 ZeldaHLE: Initial support for command 0C in both styles implemented by the light protocol. Logs, but doesn't crash anymore. 2015-08-14 16:01:35 +02:00
Pierre Bourdon
32fcd8ec7c ZeldaHLE: Special case Cmd03 NOP handling to make it clear it shouldn't ever happen on light protocol UCodes. 2015-08-14 16:01:34 +02:00
Pierre Bourdon
bbfa238657 ZeldaHLE: Document that the crashy commands are not actually crashy on light protocol, just never used. 2015-08-14 16:01:34 +02:00
Pierre Bourdon
25430e7923 ZeldaHLE: Add a flag to disable Cmd0D on older UCodes. 
Shouldn't really matter -- these NOP commands aren't really used, but since it
reads an argument it's probably better to explicitly NOP it for safety.
 2015-08-14 16:01:34 +02:00
Pierre Bourdon
8526a4131c ZeldaHLE: Properly implement light command 03. 
On at least one version (AC/Pikmin 1 NTSC) it doesn't even send a sync mail and
just reloops to the dispatcher.
 2015-08-14 16:01:34 +02:00
Pierre Bourdon
7f7e036a02 ZeldaHLE: Add a missing game to the list of games to look at. 2015-08-14 16:01:34 +02:00
Pierre Bourdon
cdb1022696 Zelda HLE: Add support for the ZTP Wii UCode. 2015-08-14 16:01:34 +02:00
Pierre Bourdon
5f61ab3e21 Zelda HLE: Update the CRC to games mapping (documentation only). 2015-08-14 16:01:33 +02:00