Scott Mansell
bcee41b65d
Merge pull request #3123 from lioncash/null
...
Core: Replace 0 literals with nullptr
2015-10-03 16:19:46 +13:00
Lioncash
0f6c4653a4
Core: Replace 0 literals with nullptr
2015-10-02 22:06:17 -04:00
Lioncash
5d8e422d82
WiimoteEmu: Get rid of an unused clamp function
2015-10-02 10:33:29 -04:00
Lioncash
75907d83c6
DSPCore: Get rid of division for determining array size in VerifyRoms
2015-10-01 11:49:30 -04:00
Lioncash
73f312863d
DSPCore: Compress common fill loops into std::fill
2015-10-01 11:23:01 -04:00
Scott Mansell
58d893e56f
Merge pull request #3075 from waddlesplash/no-regexp
...
FileSearch: Don't use RegExes, just do string comparisons.
2015-10-02 04:00:23 +13:00
Lioncash
ccc3cd884e
DSPCore: Use std::array to represent ifx_regs
2015-10-01 10:26:16 -04:00
Lioncash
449c57a8e0
InputCommon: Get rid of multiple identical define macros
2015-10-01 08:45:22 -04:00
flacs
696d6eae09
Merge pull request #3108 from lioncash/cstyle-array
...
ChunkFile: Provide additional helpers for C-style arrays
2015-10-01 01:55:54 +02:00
Lioncash
c6678687b0
ChunkFile: Provide additional helpers for C-style arrays
...
Gets rid of magic numbers in cases where the array size is known at compile time.
This is also useful for future entries that are stack allocated arrays as these
functions prevent incorrect sizes being provided.
2015-09-30 19:45:46 -04:00
Lioncash
473188a2c3
WII_IPC_HLE_Device_fs: Get rid of a pointer cast
2015-09-30 16:04:53 -04:00
Ryan Houdek
0764971feb
Merge pull request #3109 from OrdinaryMagician/miniupnpc14
...
Update to support miniupnpc 1.9 API version 14
2015-09-30 11:08:58 -04:00
Marisa Kirisame
8c5744bca7
miniupnpc API version 14 changed the upnpDiscover functions, adding an argument for TTL (should default to 2)
...
this enables support for that should the build system have that specific version installed, the miniupnpc bundled in the project is unchanged
2015-09-30 16:50:58 +02:00
booto
ea6af0e98b
VI: Fix vert beam position inaccuracy
2015-09-30 00:21:33 +08:00
flacs
43e60073d1
Merge pull request #3100 from lioncash/printf
...
Get rid of some casts used with logging for size_t
2015-09-29 03:50:48 +02:00
Rohit Nirmal
3b75f45cf6
Fix building with PCH disabled.
2015-09-28 11:51:08 -05:00
Lioncash
311c76647d
Get rid of some casts used with logging for size_t
...
Replaces them with the now-valid %z specifiers
2015-09-28 08:43:53 -04:00
shuffle2
2cb5c41fed
HostGetString: Actually fill a string with data
2015-09-28 05:40:52 +02:00
ghost
cd19d5392e
SaveState: Fix for race condition ("wait" didn't actually waited for file to flush/close).
...
g_compressAndDumpStateSyncEvent was Set() before destruction of file object (i.e. before flushing changes and closing file).
Also, adds Common::ScopeGuard wrapper for RAII.
2015-09-27 21:40:32 +03:00
waddlesplash
5643fe5d1f
FileSearch: Don't use RegExs, just do string comparisons.
...
Nothing used the RegEx feature of FileSearch, and GCC < 4.9
doesn't support C++11 RegEx properly, so get rid of it.
2015-09-27 13:25:51 -04:00
Scott Mansell
be3851b72e
Merge pull request #3090 from LPFaint99/gcifolder
...
GCI Folder: Skip 'header-only' writes
2015-09-28 05:26:12 +13:00
Scott Mansell
4817118028
Merge pull request #3084 from JosJuice/cpu-core-clock
...
SystemTimers: Don't name non-constant variables as if they are constant
2015-09-28 05:22:54 +13:00
flacs
8ea9b07b59
Merge pull request #3093 from lioncash/header_shuffle
...
Common: Trim Common.h
2015-09-27 03:18:03 +02:00
Lioncash
cc036ca86c
Common: Remove other Common prefixed headers from Common.h
2015-09-26 18:51:58 -04:00
Lioncash
19ac565e0d
Common: Move asserts to their own header
2015-09-26 18:51:27 -04:00
Lioncash
1d42db2439
Common: Move NonCopyable to its own header
2015-09-26 18:50:35 -04:00
Scott Mansell
a91810ba3b
Merge pull request #3042 from booto/audio-timing
...
AI: reduce overhead of sample counter
2015-09-27 05:03:55 +13:00
LPFaint99
ddc523b81d
GCI Folder: Skip 'header-only' writes
...
issue #8961
2015-09-25 22:12:40 -07:00
Tillmann Karras
f6795466e7
mbedTLS: adapt Dolphin code
2015-09-26 07:09:19 +02:00
Tillmann Karras
ac5f56df7e
mbedTLS: adapt Dolphin's Visual Studio files
2015-09-25 03:46:41 +02:00
Tillmann Karras
063446c46f
mbedTLS: run rename.pl script and fix errors
2015-09-25 03:46:41 +02:00
JosJuice
ab8f75f000
SystemTimers: Don't name non-constant variables as if they are constant
2015-09-24 14:57:25 +02:00
ghost
7c1565b201
VideoConfig/LocalConfig/HotkeyManager: Added hotkeys for switching stereo-3d presets.
...
Added 3 depth/convergence presets. They are adjustable via (existing) hotkeys - changes to depth and convergence are applied to current preset.
Added 3 hotkeys for activating presets. Added hotkey for toggle between first and second preset.
Added OSD message for convergence/depth changes.
Presets are saved into per-game configs.
2015-09-24 15:19:55 +03:00
Tillmann Karras
aba083dd3a
FifoPlayer: remove leftover code
2015-09-24 05:09:41 +02:00
flacs
c1ee0e7829
Merge pull request #3078 from lioncash/titleid
...
DiscIO: Do swapping in GetTitleID implementations
2015-09-23 18:56:57 +02:00
JosJuice
3fdae38e26
Use correct GetTicksPerSecond() value in IPC delays
...
The constant IPC_DEFAULT_DELAY used a value from GetTicksPerSecond(),
which in turn uses a value from CPU_CORE_CLOCK... but CPU_CORE_CLOCK
isn't actually a constant! It's first initialized to 486 MHz and then
changed to 729 MHz in SystemTimers::PreInit if emulating a Wii. This
means that the IPC delays always used 486 MHz and thus were wrong.
To fix this, the IPC reply constants are changed to functions.
2015-09-23 18:02:09 +02:00
Lioncash
c7148c9660
SI_Device: Convert define constants over to enums
2015-09-23 11:13:03 -04:00
booto
0e0fec3075
AI: reduce overhead of sample counter
2015-09-23 20:39:28 +08:00
Lioncash
4b9b82e000
DiscIO: Do swapping in GetTitleID implementations
...
Gets rid of external swaps at every usage.
2015-09-22 13:50:35 -04:00
Scott Mansell
a537ca7543
Merge pull request #2997 from phire/FixFifoRecorder
...
FifoRecorder: Use Texture Cache to record efb copies correctly.
2015-09-23 00:17:37 +12:00
Scott Mansell
aa1fec6fc3
FifoPlayer: Fixup style of types.
2015-09-23 00:03:43 +12:00
Scott Mansell
a355d9868e
FifoRecorder: Use Video Common to record efb2ram correctly.
...
Texture updates have been moved into TextureCache, while
TMEM updates where moved into bpmem. Code for handling
efb2ram updates was added to TextureCache.
There was a bug for preloaded RGBA8 textures, it only copied
half the texture. The TODO was wrong too.
2015-09-22 23:59:16 +12:00
Lioncash
bddcdd9d94
Jit_Util: Replace two MDisp usages with MatR
...
Same thing, less to read.
2015-09-21 08:20:35 -04:00
Lioncash
67cfadf0bb
DSPJitUtil: Use SCALE constants instead of magic numbers
2015-09-21 04:50:25 -04:00
Lioncash
29c674848d
DSPJitRegCache: Make GetFreeXReg return by value
...
There's no reason to only modify an enum value by reference.
2015-09-21 04:24:09 -04:00
CastellaFactory
1f83a3d146
[Netplay:Traversal] Add "Force Netplay Listen Port" feature that was in old netplay branch
2015-09-20 20:15:13 +09:00
JosJuice
17edcc4fc7
Fix Cheat Manager not saving created codes
2015-09-19 17:20:16 +02:00
Lioncash
c2cc8d7cd8
DSPJitRegCache: Fix function casing
2015-09-18 13:23:32 -04:00
Lioncash
9f389fdccb
Gekko: Make sign-extension functions constexpr
2015-09-18 11:14:45 -04:00
Lioncash
00ffc47751
Jit_Util: Mark a class function as const
2015-09-17 00:21:50 -04:00
Lioncash
c6ea9eb7c3
JitCache: Remove unused define
2015-09-16 19:15:47 -04:00
flacs
49ea15b950
Merge pull request #2873 from lioncash/netleaks
...
NetPlay: Fix a memory leak
2015-09-16 21:56:17 +02:00
flacs
9e5f2ded86
Merge pull request #3040 from lioncash/arraysize
...
AX: Use ArraySize over sizeof division
2015-09-16 21:25:29 +02:00
flacs
29a0a2b626
Merge pull request #3043 from lioncash/jitalign
...
JitCache: Get rid of pointer casts
2015-09-16 21:22:01 +02:00
Lioncash
227c3aa259
State: Increase savestate version
...
This should have been done when GC_ALIGN macros were replaced.
2015-09-16 09:04:44 -04:00
Lioncash
8aac59418b
JitCache: Get rid of pointer casts
...
Silences more ubsan runtime asserts
2015-09-16 06:25:48 -04:00
degasus
3ae466a33c
JitArm64: Fix lmw + stmw
2015-09-16 08:11:18 +02:00
Lioncash
77d3bed058
AX: Use ArraySize over sizeof division
...
Also gets rid of magic numbers in volume ramp generation.
2015-09-14 23:55:09 -04:00
JosJuice
cbd539eb3d
Use official names for GameCube controller sticks
...
Main Stick is changed to Control Stick and C-Stick is changed to C Stick.
A new ui_name variable is added to ControlGroup so that the UI strings
in DolphinWX can be updated without breaking backwards compatibility
with config INIs and other things that use names as IDs.
2015-09-12 22:45:06 +02:00
Scott Mansell
c0a89c3bf4
Merge pull request #3009 from phire/depth_tested_pokes
...
Add some logging for depth tested efb color pokes.
2015-09-12 22:20:59 +12:00
Scott Mansell
44456bec0f
Add some logging for depth tested efb color pokes.
2015-09-12 22:19:59 +12:00
Scott Mansell
66dd79c569
Merge pull request #3010 from Felk/master
...
fixed disabling auto reporting for emulated wiimotes not working properly
2015-09-12 21:40:25 +12:00
Ryan Houdek
f121d7a8cd
Merge pull request #3026 from lioncash/constexpr
...
MathUtil: Make Clamp and IsPow2 constexpr functions.
2015-09-12 02:28:38 -04:00
Ryan Houdek
2e6db7dc27
Merge pull request #2991 from lioncash/pcast
...
EXI_DeviceIPL: Get rid of a pointer cast
2015-09-12 02:15:59 -04:00
Lioncash
3f4852a03d
MathUtil: Convert IsPow2 into a constexpr function
2015-09-12 01:26:05 -04:00
Lioncash
b9e360df7b
MathUtil: Convert Clamp into a constexpr function
2015-09-12 01:18:28 -04:00
flacs
c5685ba53a
Merge pull request #2972 from lioncash/align
...
General: Replace GC_ALIGN macros with alignas
2015-09-11 17:00:13 +00:00
Lioncash
19459e827f
Partially revert "General: Toss out PRI macro usage"
2015-09-11 09:49:00 -04:00
Felk
786cf7c9ff
fixed disabling auto reporting for emulated wiimotes not working properly
2015-09-09 04:55:14 +02:00
James Cowgill
50d5a9a9bc
HW: Fix spelling mistake
2015-09-08 21:11:28 +01:00
flacs
48031eaff7
Merge pull request #2974 from Tilka/fprf
...
Jit64: fix errors in FPRF calculation
2015-09-08 18:59:22 +00:00
Ryan Houdek
5d7f834cde
Add run count to the JIT profile information
2015-09-08 11:09:52 -05:00
Scott Mansell
332e81d2d7
Merge pull request #2984 from JosJuice/dvdinterface-round-down
...
DVDInterface: Use ROUND_DOWN
2015-09-08 12:43:11 +12:00
Ryan Houdek
a9a339a00c
Merge pull request #2962 from Sonicadvance1/aarch64_integer_gatherpipe
...
[AArch64] Implement integer gatherpipe writes.
2015-09-07 06:20:01 -05:00
Lioncash
ec3d55b093
EXI_DeviceIPL: Get rid of a pointer cast
...
Also moves the RTC updating code to its own function.
2015-09-06 14:42:43 -04:00
Scott Mansell
ac467d9fb9
FifoPlayer: Don't check efb copy hashes when plaing back a broken dff
2015-09-07 05:20:25 +12:00
Lioncash
8ce04f9a65
General: Replace GC_ALIGN macros with alignas
...
Standard supported alignment -> out with compiler-specific.
2015-09-06 12:53:51 -04:00
JosJuice
5c454379ae
DVDInterface: Use ROUND_DOWN
2015-09-06 12:15:01 +02:00
Scott Mansell
be4caa3dc0
Merge pull request #2961 from lioncash/printf
...
General: Toss out PRI macro usage
2015-09-06 21:02:22 +12:00
Scott Mansell
d52d8bf935
Merge pull request #2982 from lioncash/unique
...
Common: Remove StdMakeUnique.h
2015-09-06 21:01:48 +12:00
Lioncash
8b027f6ed7
CMakeLists: Bump C++ compilation from gnu++0x to c++1y
2015-09-06 04:10:40 -04:00
Lioncash
4fc71e9708
Common: Remove StdMakeUnique.h
2015-09-06 04:09:53 -04:00
Scott Mansell
a26cac87fc
Merge pull request #2959 from rohit-n/build-pch
...
Fix building with PCH disabled.
2015-09-06 19:59:49 +12:00
Scott Mansell
61da83182e
Merge pull request #2978 from lioncash/override
...
Add missing override specifiers
2015-09-06 19:21:59 +12:00
Scott Mansell
728d082bc7
Merge pull request #2983 from lioncash/delete
...
WII_Socket: Make the copy-assignment operator deleted
2015-09-06 19:20:47 +12:00
Lioncash
007939c4e9
WII_Socket: Make the copy-assignment operator deleted
2015-09-06 03:12:01 -04:00
Lioncash
f64de2006b
HLE_Misc: Remove unnecessary headers
2015-09-06 02:27:04 -04:00
Lioncash
22635c1800
Add missing override specifiers
2015-09-05 22:40:19 -04:00
comex
96e42dff52
Merge pull request #2977 from lioncash/unused
...
General: Remove unimplemented function prototypes
2015-09-05 22:20:47 -04:00
Lioncash
633be0387d
General: Remove unimplemented function prototypes
2015-09-05 22:01:07 -04:00
Lioncash
8fdb013d54
General: Toss out PRI macro usage
...
Now that VS supports more printf specifiers, these aren't necessary
2015-09-05 16:02:35 -04:00
Tillmann Karras
8f777cd839
Jit64: fix errors in FPRF calculation
2015-09-05 20:17:53 +02:00
booto
d4344abd89
Revert "Merge pull request #2943 from booto/vi-enb"
...
This reverts commit 8dd80b8e97
, reversing
changes made to c5979b47be
.
2015-09-06 01:21:23 +08:00
Ryan Houdek
de80b9e988
Merge pull request #2971 from degasus/arm
...
JitArm64: fix smaller issues
2015-09-05 08:43:44 -05:00
degasus
24fec3ebca
JitArm64: Fix float load & store
2015-09-05 13:48:29 +02:00
degasus
36902c58eb
JitArm64: Fix lwbrx and lhbrx
2015-09-05 13:48:29 +02:00
degasus
696f95d5f9
JitArm64: Fix subfic
2015-09-05 13:48:29 +02:00
degasus
baa28e13f4
JitArm64: Remove FLUSH_INTERPRETER
...
It seems to be broken for some instructions, and there is no need for it any more.
2015-09-05 13:48:29 +02:00
Tillmann Karras
405554e327
Jit64: remove unnecessary indirection
2015-09-05 12:40:14 +02:00
Tillmann Karras
72eed1aa82
JitCache: drop unused method
2015-09-05 12:40:14 +02:00
Ryan Houdek
de051dac71
[AArch64] Implement integer gatherpipe writes.
2015-09-04 19:52:25 -05:00
Ryan Houdek
791c7d5a84
[AArch64] Clean up bogus vector FCVT{N,L} instruction usage.
...
Replace the instruction with the scalar variant FCVT instruction.
FCVT{N,L} 8 cycles latency on the Cortex A57
FCVT has five cycle latency and slightly higher throughput
On the A72 all three of these instructions will have three cycle latency,
While FCVT{N,L} will have half the throughput.
2015-09-04 19:41:54 -05:00
Ryan Houdek
2c68f6bfc5
[AArch64] Implement Fiora's preemptive paired loadstore optimization.
...
This provides a decent speed up in pretty much everything that touches pair loadstores because in most cases they are just regular non-quantizing
float loadstores that happen.
2015-09-04 19:20:33 -05:00
Rohit Nirmal
8aed7589ae
Fix building with PCH disabled.
2015-09-04 10:34:45 -05:00
Markus Wick
7ada372ed9
Merge pull request #2944 from degasus/arm
...
JitArm64: Cleanup floating point regcache
2015-09-04 13:14:29 +02:00
booto
97f55c0cc9
VI: Less log spam in Release build
2015-09-04 17:08:19 +08:00
Lioncash
a11ae2cf30
CommonFuncs: Remove SLEEP macro
...
There's already a function in Thread for this.
2015-09-04 02:43:38 -04:00
shuffle2
a09b9bef8d
Merge pull request #2952 from lioncash/constexpr
...
CommonFuncs: Replace ArraySize define with constexpr equivalent
2015-09-03 22:56:25 -07:00
Lioncash
3f1b488a12
CommonFuncs: Replace ArraySize define with constexpr equivalent
2015-09-03 23:47:14 -04:00
Pierre Bourdon
8dd80b8e97
Merge pull request #2943 from booto/vi-enb
...
VI: Respect DisplayControlRegister ENB bit
2015-09-04 03:50:39 +02:00
Lioncash
4fd060ba11
Core: Use constexpr for default pad and attachment radius
2015-09-03 19:44:42 -04:00
Shawn Hoffman
aa7208e270
[windows] Update projects to vs2015.
2015-09-03 04:23:01 -07:00
Scott Mansell
a1538a30ef
Merge pull request #2941 from lioncash/gp
...
GPFifo: Remove pointer casts
2015-09-03 13:47:26 +12:00
Lioncash
2d224bd3b1
ActionReplay: Remove an alloca call
2015-09-02 17:41:19 -04:00
degasus
5797111ef0
JitArm64: Optimize fpr.R()
2015-09-02 22:46:14 +02:00
degasus
dfd44730c8
JitArm64: simplify fpr call
2015-09-02 22:46:14 +02:00
booto
28d788ba2c
VI: Respect DisplayControlRegister ENB bit
...
When ENB is set to 0 (default), VI should not
generate clocks, and so shouldn't generate
output.
2015-09-03 04:13:32 +08:00
Lioncash
f32b79e612
GPFifo: Get rid of pointer casts
2015-09-02 15:24:33 -04:00
Lioncash
db98efdc98
GPFifo: Adjust parameter names
2015-09-02 15:20:02 -04:00
Scott Mansell
ecbb83fa0f
Merge pull request #2686 from booto/field-timing
...
VI: derive field timing from VI registers
2015-09-03 01:09:43 +12:00
flacs
3b134497dd
Merge pull request #2774 from AdmiralCurtiss/wiimote-extension-reconnect-on-button-press
...
Wiimote: Extend emulated Wiimote reconnect-on-button-press to attachments.
2015-09-01 18:31:39 +02:00
booto
f6e4a8e680
FifoPlayer: Use VI derived timing, not hardcoded 60Hz
2015-09-01 20:24:42 +08:00
booto
8d6c39a89d
VI: Adjust forced-progressive hack per magumagu's suggestion
2015-09-01 20:24:41 +08:00
booto
acc9a74174
VI: Restore forced-progressive hack with option
...
Bugfix: TargetRefreshRate uses rounded result
NTSC's 59.94 was becoming 59 with integer division.
2015-09-01 20:24:40 +08:00
booto
480dbb22f2
VI: derive field timing from VI registers
2015-09-01 20:24:40 +08:00
Ryan Houdek
ae0a06a018
[AArch64] Implement dcbz instruction
2015-08-31 15:39:47 -05:00
Ryan Houdek
0f54aa48b4
Merge pull request #2928 from Sonicadvance1/aarch64_improved_singles
...
[AArch64] Improve floating point single instructions.
2015-08-31 12:00:08 -05:00
Ryan Houdek
bcde1aa8ff
[AArch64] Improve floating point single instructions.
...
Instead of having an "INS" instruction after every single instruction to duplicate the bottom 64bits in to the top 64bits of the register,
create a new FPR register cache type to track when a register's lower 64bits is supposed to be duplicated in to the high 64bits.
Not necessarily actually having the lower bits duplicated in the host side register. This removes inefficient INS instructions from sequential single
float instructions.
In particular a very heavy single heavy block in Animal Crossing went from 712 instructions down to 520 instructions(~37% less instructions!)
2015-08-31 11:09:17 -05:00
Ryan Houdek
d003934b8a
Merge pull request #2929 from Sonicadvance1/aarch64_optimize_gpr_flush
...
Aarch64 optimize gpr flush
2015-08-31 10:55:45 -05:00
Ryan Houdek
8bf332cf08
[AArch64] Optimize GPR cache flushing.
...
If we are flushing multiple sequential guest GPRs then we can store two in a single STP instruction.
Ikaruga does this quite a bit in their blocks where they do an lmw at the very end and then we have to flush them all.
Typically cuts 16 STR instructions down to 8 STP instructions there.
2015-08-30 23:07:12 -05:00
Scott Mansell
368867dba0
Merge pull request #2922 from aserna3/SDBlock
...
Implemented ability to block writes to the SD card
2015-08-31 04:51:50 +12:00
Ryan Houdek
b907576510
[AArch64] Support profiling by cycle counters if they are available to EL0
2015-08-30 10:25:16 -05:00
Ryan Houdek
5110574c1f
Merge pull request #2921 from Sonicadvance1/aarch64_optimize_lmw
...
[AArch64] Optimize lmw.
2015-08-30 10:23:57 -05:00
Lioncash
df19f11cb9
Jit_Util: Add missing override specifiers
2015-08-29 00:30:18 -04:00
Anthony Serna
db7fe9507e
Implemented ability to block writes to the SD card
...
Renamed variable to be more accurate
2015-08-28 17:32:29 -07:00
Ryan Houdek
8d61706440
[AArch64] Optimize lmw.
...
This instruction is fairly heavily used by Ikaruga to load a bunch of registers from the stack.
In particular at the start of the second stage is a block that takes up ~20% CPU time that includes a usage of lmw to load half of the guest
registers.
Basic thing optimized here is changing from a single 32bit LDR to potentially a single 128bit LDR.
a single 32bit LDR is fairly slow, so we can optimize a few ways.
If we have four or more registers to load, do a 64bit LDP in to two host registers, byteswap, and then move the high 32bits of the host registers in
to the correct mapped guest register locations.
If we have two registers to load then do a 32bit LDP which will load two guest registers in a single instruction.
and then if we have only one register left to load, load it as before.
This saves quite a bit of cycles since the Cortex-A57 and A72's LDR instruction takes a few cycles.
Each 32bit LDR takes 4 cycles latency, plus 1 cycle for post-index(which typically happens in parallel.
Both the 32bit and 64bit LDP take the same amount of latency.
So we are improving latencies and reducing code bloat here.
2015-08-28 14:40:30 -05:00
Ryan Houdek
2c3fa8da28
[AArch64] Fix a bug in the register caches.
...
This is a bug that crops if BindToRegister() is called multiple times in a row without a R() function call between them.
How to reproduce the bug:
1) Have a completely filled cache with no host register remaining
2) Call BindToRegister() with different guest registers
3) Don't call R() between the BindToRegister() calls.
This issue typically wouldn't be seen for a couple of reasons. Typically we have /plenty/ of registers in the cache, and in most cases we only call
BindToRegister() once per instruction. In the off chance that it is called multiple times, it wouldn't update the last used counts and would flush the
same register as the previous call to it.
2015-08-28 14:36:14 -05:00
Lioncash
d86d5fae9f
Merge pull request #2909 from aserna3/DollsAndElves
...
Implemented .elf and .dol support in gamelist
2015-08-28 14:28:09 -04:00
Anthony Serna
faedf1bc5c
Implemented .elf and .dol support in gamelist
...
Fixed a TON of structuring, formatting.
removed README.txt files from themes at MaJoR's request
Added platform icon for ELFs/DOLs
2015-08-28 11:10:03 -07:00
degasus
e516d4ef59
JitArm64: Implement rlwnmx
2015-08-26 21:59:10 +02:00
flacs
99e88a7af7
Merge pull request #2887 from Tilka/swap
...
Jit64: some byte-swapping changes
2015-08-26 16:43:45 +02:00
flacs
eb6ac641be
Merge pull request #2906 from Tilka/fpscr
...
Jit64: fix bugs in the FPSCR instructions
2015-08-26 16:43:28 +02:00
Tillmann Karras
6ec4bdf862
CoreTiming: remove unused functions
2015-08-26 15:40:15 +02:00
Tillmann Karras
0f4861cac2
CoreTiming: make loops easier to read
2015-08-26 14:53:58 +02:00
Ryan Houdek
ca51f1a4f6
[AArch64] Optimize paired registers being used in double operations.
...
In particular this optimizes the case where a 32bit float is loaded via lfs, and then used in double operations.
This happens very often in Gekko based code because the best way to load a 32bit value as a double is lfs since it automatically turns in to a double value.
There are a few other implications of this in practice as well. Like if both of the paired registers are loaded via psq_l and then used in double
operations it would be improved.
Also if we implement a double register we've got to be careful to make sure we understand if it is in "lower" register or the full 128bit register.
2015-08-26 05:50:04 -05:00
Markus Wick
5716d18d10
Merge pull request #2910 from Sonicadvance1/aarch64_regcache_fix
...
[AArch64] Fix a bug in the register cache.
2015-08-26 08:31:24 +02:00
Ryan Houdek
4f5f29a0fb
[AArch64] Fix a bug in the register cache.
...
If the register was only a lower pair and it needed the full register, then we need to load the high 64bits.
Which we weren't doing before.
2015-08-26 01:21:43 -05:00
Markus Wick
43d17cb360
Merge pull request #2904 from Sonicadvance1/aarch64_more_inst
...
[AArch64] Implement fdivx/fdivsx/mfcr/mtcrf.
2015-08-26 07:48:24 +02:00
Tillmann Karras
ee4a12ffe2
Jit64: some byte-swapping changes
2015-08-26 05:41:18 +02:00
Ryan Houdek
6729a36d8d
[AArch64] Set BindToRegister's to_load correctly for double FP ops.
2015-08-25 21:29:27 -05:00